

Design and Implementation of multilevel current source inverter topology with reduced number of switches

Palakurthi Ravali ^{*1}, Dr.A.Raghuram ^{*2}

Department of Electrical and Electronics Engineering, Jawaharlal Nehru Technological University Hyderabad

Abstract: Current source inverters (CSIs) have some important features compared to Voltage source inverter. Simple control and inherent short circuit protection are main advantages of this current source inverter. Control of the CSI is similarly easier in grid-connected applications. As CSI can buffer the yield from voltage changes, produces a predetermined magnitude of current to the network and would thus be able to achieve high power factor. In addition, it has characteristic of short circuit protection. Current Source converters (CSCs) have been proposed and used in high-power applications. For example, adjustable speed drives and power grids, in view of some of benefits contrasted with its counterpart—voltage-source converters (VSCs). The power circuit of the CSI is simple due to absence of freewheeling diodes. The topologies need simple circuit to modify the modulation function of the level shifted PWM (LSPWM) scheme. The proposed configuration can work in two modes of operation depending on the values of current sources: symmetric and asymmetric. A comparison study of fifteen level CSI with thirty one level CSI is done in this paper. In comparison with conventional structures the proposed topologies have great improvement.

Keywords: Adjustable Speed Drives, Current source converters (CSCs), Grid connected Applications, Level shifted PWM (LSPWM), Power Grids, Voltage source converters (VSCs).

INTRODUCTION

High-performance semiconductor power electronic devices, such as metal-oxide semiconductor field-effect transistor (MOSFET) and insulated-gate bipolar transistor (IGBT), integrated gate-commutated thyristor (IGCT), dual gate commutated thyristor (dual GCT) etc. have resulted in many researches on high-power converters, like multilevel inverters. Low value of total harmonic distortion (THD) and stress on inductors and switches, low dv/dt or reduced di/dt in high-power applications and reduced electromagnetic interference (EMI) noise are the substantial benefits of multilevel inverter. Several papers have been published on the MVSI to reduce the number of devices, to improve the number of voltage levels, to improve power rating and so on. However, a little attentiveness has to be given to MCSIs as they have major advantages when compared with the MVSI in some of the applications. In addition, they are one of the best solutions to handle inverter output current harmonic and THD of the inverter. In high power applications, in which low voltage and high current are required, such as induction motor drives, static reactive power compensation, power systems, and grid integration of renewable sources, these current source inverters play vital role as MCSIs show reliable operation. Moreover, there is no need to have any overcurrent and the short-circuit protection in MCSIs. Voltage source inverter has shown intrinsic weakness for high power applications due to substantial switching losses and high dv/dt of

the PWM operation leading to dangerous over voltages and electromagnetic interference problems. In high power areas, current source inverter using GTO has special interest. CSI is simpler as it has no freewheeling diode and has an uni-directional current flow. CSC can provide a higher reliability related with a dc link inductor than a capacitor for EVS an inherent overcurrent protection by current regulation of the controlled rectifier. In addition it is more efficient because of the quazi square wave and turn on and off only once per cycle of the output current. The multilevel CSI have been proposed to enhance the output current quality as well as to improve the output power level while keeping the switching frequency of the switch as low as possible. The capacitor filters also help to avoid the over voltage as in the motor. Multilevel CSI contribute to generate 30° leading angle for natural commutation of load commutated inverter. As the power rating of the induction motor is increased a large capacitance is required to create higher leading var requirement taken by the capacitor which could become unreasonably high the requirement of a large capacitor has limited the use of this drive for high power application. Control of CSI is comparatively simpler in grid connected application as CSI can buffer the output from the voltage fluctuations, produces a predetermined magnitude of current to the grid applications and can thus achieve a high power factor, its output current is less dictated by the grid voltage. Moreover it has inherent short circuit protection and advantage of rapid ness in system control. In order to suppress the source of harmonics that is the harmonic current on the DC side, the DC inductor is usually of large value so that the DC input current can be kept constant and the output current waveform is purely determined by the PWM signals. Many of the MCSI topologies have been evolved in the research, Paralleling three-level H-bridge current source inverter (CSI) cells, which is called CHB (cascaded H-bridge). Cumbersome inductor and complexity of control system to balance the inductor's current are the basic problems related with these designs. The necessity of different isolated DC current sources is the disadvantage of this topology. These authors proposed another different MCSI utilising inductor cell associated with H-bridge. Unlike parallel MCSI, this design does not need many isolated DC current sources and complexity of control strategy is moderated. However, costly, high volume, and multi rating inductor still exist. The main inverter that is the basic H-bridge produces a multilevel current waveform in cooperation with inductor cells present in parallel. An inductor cell has four unidirectional switches across an inductor in the cell circuit. The main aim of the inductor cells is to obtain the intermediate levels of output waveform without any external sources. However, adjusting the magnitude of inductor current is the main drawback of this circuit, especially when the number of inductor cells are more. Similarly, using inductor cells paralleled with H-bridge converter was presented and each inductor cell has four switches and two inductors. In order to obtain smooth DC currents, Bulky

inductors are used. Regulating the inductor currents and presence of discrete diodes connected in series with the power switches are some drawbacks associated with the CSI topology, which often degrade its efficiency. This circuit operates under low THD at low switching frequency due to the presence of the multilevel operation. In CSIs, disconnection may destroy the whole system; therefore, it is important to take a strategy to prevent from this issue. This paper proposes a new configuration based on two-switch modules and H-bridge converter. Regards to the value of the current sources in the modules, symmetric and asymmetric structures are achieved. One of the features used in the topology is the common emitter connection of the main switches which results in a simple gate drive circuit.

PROPOSED CURRENT SOURCE MULTILEVEL INVERTER

In this section a novel multilevel current source inverter is proposed. The important feature of MCSIs is the need of an unidirectional current switches which can be applied by a single diode less IGBT with a series connected diode. An AC capacitor connected in parallel with the load in this MCSI to play an important operation like a filter and also protects the converter from the current changes due to presence of the inductive component in the output current. The proposed topology has all the features of conventional structure. In addition, the proposed topology has some advantages like reduced number of switches, lower number of DC sources and also less implementation cost due to presence of common emitter connection of all the IGBTs when Compared with the conventional structure of multilevel current source inverter. On the basis of the value of the current sources, the proposed topology can be operated in two modes, one is symmetrical topology and the other is asymmetrical topology.

In symmetrical type the value of the current sources is equal and in the asymmetrical type, the value of the current sources should be different. The two cases are explained as follows.

OPERATION PRINCIPLE OF SYMMETRICAL MODE

The proposed symmetrical topology is shown in the figure with all the current sources having the same values. The proposed structure is formed by the current cells connection and the H- bridge inverter. Each cell has a dc current source and two power electronic devices i.e, IGBT, in which they on and off in a complimentary order. One of the switch is paralleled with dc current source. When the IGBT is turned on, the dc current source is present in the circuit and this particular cell does not involve in the output levels. Otherwise, the current cell injects the dc source to the output.

Let us assume that the maximum output current is I_{DC} , to produce symmetrical steps in the resultant output current, the magnitude of current sources should be considered as given below

$$\left\{ I_{DCi} = \frac{I_{DC}}{N_{source}} \mid i = 1,2, \dots \dots \dots N_{source} \right\}$$

Here number of sources are denoted by N_{source} . The current source is designed by using a Dc voltage source in series with the inductor. The value of current source is controlled by controlling

the value of the dc voltage source. The series connection of Dc voltage source and the switch must be paralleled with a freewheeling diode for the purpose of uni-directional current.

In the proposed topology, positive levels are produced by the basic cells, and the negative levels are generated by using the H-bridge converter in which the switching frequency is low.

The number of output levels can be obtained from the formula given below:

$$N_{level} = N_{IGBT} - 3$$

The number of current sources required to produce N_{level} steps in the output current can be obtained from the formula given below:

$$N_{source} = \frac{N_{level}-1}{2} = \frac{N_{IGBT}-4}{2}$$

If the zero level is generated with the H-bridge, then the two unidirectional switches of the last module can be eliminated and the improved symmetrical structure is obtained.




Fig.1 Proposed symmetric structure

Hence for the modified symmetrical topology, the following equations are used to determine the number of levels and number of sources.

$$N_{level} = N_{IGBT} - 1$$

$$N_{source} = \frac{N_{level}-1}{2} = \frac{N_{IGBT}-2}{2}$$




Fig.2 Modified proposed symmetrical structure

In the below figure, the PWM technique used in the topology is shown. Sinusoidal reference waveform and the level shifted carrier signals are compared and the desired positive levels are obtained and the negative levels are obtained by the H-bridge converter.




Fig.3 LS-PWM scheme for the proposed converter

Here $N_{level} = 7$ is considered to obtain seven level output currents $-I_{DC}$ -level, $-I_{DC}/3$ -level, $-2I_{DC}/3$ -level ,0 level, $I_{DC}/3$ -level, $2I_{DC}/3$ -level, I_{DC} -level. Here Dc sources taken are three and IGBT used are eight. Four of the switches are used to generate positive levels they are $I_{DC}/3$ -level, $2I_{DC}/3$ -level, and I_{DC} -level. The other four switches belonging to H-bridge illustrates the generation of various current levels.

The simulation results of the modified proposed topology of seven level symmetric CSI are shown below. The value of the current source is 0.35 A, Modulation index is 1, load used is $30+j3.14$ ohm.




Fig.4 Modified proposed seven level MCSI

Table 1: Switching states of improved proposed seven level MCSI in symmetrical mode

Current level	switching states							
	S ₁	S ₁ '	S ₂	S ₂ '	H ₁	H ₂	H ₃	H ₄
$-I_{DC}$	0	1	0	1	0	1	0	1
$-2I_{DC}/3$	0	1	1	0	0	1	0	1
$-I_{DC}/3$	1	0	1	0	0	1	0	1
0	1	0	1	0	1	1	1	1
$I_{DC}/3$	1	0	1	0	1	0	1	0
$2I_{DC}/3$	0	1	1	0	1	0	1	0
I_{DC}	0	1	0	1	1	0	1	0

OPERATION PRINCIPLE OF ASYMMETRIC MODE

In the proposed Asymmetrical MCSI, the value of the current sources for each cell are different which can be seen from the figure. In order to achieve maximum levels in the output current, the value of the each current source used in the asymmetrical topology can be chosen according to the formula given below

Here I_{DCi} = the value of the ith cell's dc current source
 I_{DC} = The maximum output current
 The maximum value of the output current for the proposed asymmetric topology is given by

$$I_{Omax} = \frac{I_{DC}}{2^{N_{source} - 1}} \sum_{i=1}^{N_{source}} 2^{i-1} = I_{DC}$$

$$N_{level} = 2^{\frac{N_{IGBT}-2}{2}} - 1$$

The above equation gives us the relation between the number of levels in the output waveform and the number of IGBTs. The relation between N_{source} , N_{IGBT} , number of levels is given by the following equations

$$N_{source} = (\log_2(N_{level} + 1)) - 1$$

$$N_{IGBT} = 2 [(\log_2(N_{level} + 1)) + 1]$$




Fig5. Proposed Asymmetrical topology

Here for the fifteen level proposed asymmetrical topology, the number of DC sources required and the number of IGBT required are 3, 10 respectively. The PWM technique used is LS-PWM scheme. The value of the current sources are 0.35,0.7,1.4 A and the modulation index is 1 and the load used is $30+j3.14$ ohm.

For Fifteen level : $N_{source} = (\log_2(15 + 1)) - 1 = 3$

And : $N_{IGBT} = 2 [(\log_2(15 + 1)) + 1] = 10$




Fig6. Proposed fifteen level CSI

Table2: The switching states of fifteen level CSI are given below

Current level	Switching states					
	S ₁	S ₁ ¹	S ₂	S ₂ ¹	S ₃	S ₃ ¹
-1 _{DC}	0	1	0	1	0	1
-6 _{DC} /7	1	0	0	1	0	1
-5 _{DC} /7	0	1	1	0	0	1
-4 _{DC} /7	1	0	1	0	0	1
-3 _{DC} /7	0	1	0	1	1	0
-2 _{DC} /7	1	0	0	1	1	0
-1 _{DC} /7	0	1	1	0	1	0
0	1	0	1	0	1	0
1 _{DC} /7	0	1	1	0	1	0
2 _{DC} /7	1	0	0	1	1	0
3 _{DC} /7	0	1	0	1	1	0
4 _{DC} /7	1	0	1	0	0	1
5 _{DC} /7	0	1	1	0	0	1
6 _{DC} /7	1	0	0	1	0	1
1 _{DC}	0	1	0	1	0	1

PROPOSED THIRTY ONE LEVEL MCSI:

The below figure shows the structure of thirty one level CSI. According to the formula, We used 12 switches and four current sources.




Fig7. Proposed Thirty one level structure

For thirty one level:

$$N_{source} = (\log_2(31 + 1)) - 1 = 4$$

$$N_{IGBT} = 2 [(\log_2(31 + 1)) + 1] = 12$$

The magnitude of current source is 1/15 Idc,

2/15Idc, 4/15Idc, 8/15Idc. For negative level H₂, H₄ and for positive level H₁, H₃ of the H bridge are on.


Here for the thirty one level proposed asymmetrical topology, the number of DC sources required and the number of IGBT required are 4, 12 respectively. The PWM technique used is LS-PWM scheme. The value of the current sources are 0.35, 0.7, 1.4, 2.8A and the modulation index is 1 and the load used is 30+j3.14 ohm.

Table3: The switching table for the thirty one level CSI.


Current level	switching states							
	S ₁	S ₁ ¹	S ₂	S ₂ ¹	S ₃	S ₃ ¹	S ₄	S ₄ ¹
-1 _{DC}	0	1	0	1	0	1	0	1
-14 _{DC} /15	1	0	0	1	0	1	0	1
-13 _{DC} /15	0	1	1	0	0	1	0	1
-12 _{DC} /15	1	0	1	0	0	1	0	1
-11 _{DC} /15	0	1	0	1	1	0	0	1
-10 _{DC} /15	1	0	0	1	1	0	0	1
-9 _{DC} /15	0	1	1	0	1	0	0	1
-8 _{DC} /15	1	0	1	0	1	0	0	1
-7 _{DC} /15	0	1	0	1	0	1	1	0
-6 _{DC} /15	1	0	0	1	0	1	1	0
-5 _{DC} /15	0	1	1	0	0	1	1	0
-4 _{DC} /15	1	0	1	0	0	1	1	0
-3 _{DC} /15	0	1	0	1	1	0	1	0
-2 _{DC} /15	1	0	0	1	1	0	1	0
-1 _{DC} /15	0	1	1	0	1	0	1	0
1 _{DC} /15	1	0	1	0	1	0	1	0
2 _{DC} /15	0	1	0	1	1	0	1	0
3 _{DC} /15	1	0	0	1	1	0	1	0
4 _{DC} /15	0	1	1	0	0	1	1	0
5 _{DC} /15	1	0	1	0	0	1	1	0
6 _{DC} /15	0	1	0	1	0	1	1	0
7 _{DC} /15	1	0	1	0	1	0	1	0
8 _{DC} /15	0	1	0	1	0	1	0	1
9 _{DC} /15	1	0	1	0	1	0	0	1
10 _{DC} /15	0	1	1	0	1	0	0	1
11 _{DC} /15	1	0	0	1	1	0	0	1
12 _{DC} /15	0	1	0	1	1	0	0	1
13 _{DC} /15	1	0	1	0	0	1	0	1
14 _{DC} /15	0	1	1	0	0	1	0	1
1 _{DC}	1	0	0	1	0	1	0	1
1 _{DC}	0	1	0	1	0	1	0	1

RESULTS:


Simulation results of seven level MCSI



Waveform of Output Current and load voltage




Harmonic spectrum of Output Current




Harmonic spectrum of load voltage


Simulation results of fifteen level MCSI



Waveform of output current and load voltage




Harmonic spectrum of Output Current




Harmonic spectrum of load voltage


Simulation results of thirty one level MCSI



Wave form of output current and load voltage



Harmonic spectrum of output current



Harmonic spectrum of load voltage

DESIGN OF OUTPUT FILTER CAPACITOR:

The output filter capacitor plays two major roles in the current source inverters they are:

1. The filter capacitor is used for the flow of harmonic components present in the pulse width modulation currents.
2. As the load used in this is an inductive load, the sudden current changes are avoided by the filter capacitor.

In addition, as the inverter behaves as the constant current source, the equivalent impedance that must be connected at the output stage of the CSI must be a capacitive load.

COMPARISION STUDY:

MCSI TOPOLOGY	SEVEN LEVEL CSI	FIFTEEN LEVEL CSI	THIRTY ONE LEVEL CSI
Number of IGBT's	8	10	12
Number of current Sources	3	3	4
Number of inductors	3	3	4
Total Harmonic Distortion in output Current	12.94%	7.56%	2.96%
Total Harmonic Distortion in load voltage	10.01%	2.06%	1.17%

CONCLUSION:

In this paper, symmetric and asymmetric multi level CSI topologies are proposed. A Seven level symmetric topology and fifteen, thirty one level asymmetric topologies are designed. This proposed CSI has a reduced number of switches and also reduced number of current sources in comparison with the conventional structures. This results in the reduction of cost of the converter. And also the implementation and control is simple. Mainly in this paper, a comparison study of total harmonic distortion is done. By

increasing the number of levels, the total harmonic distortion is reduced and a nearly equal sinusoidal output waveform in thirty one level CSI is obtained that can be observed from this paper.

REFERENCES

- 1 Ebrahim Seifi Najmi, Ali Ajami: 'Modular symmetric and asymmetric reduced count switch multi level current source inverter', *IET Power Electron.*, 2015, pp. 1-11
- 2 Veenstra, M., Rufer, A.: 'Control of a hybrid asymmetric multilevel inverter for competitive medium-voltage industrial drives', *IEEE Trans. Ind. Appl.*, 2005, 41, (2), pp. 655-664
- 3 Sivakumar, K., Das, A., Ramchand, R., Patel, C.: 'A hybrid multilevel inverter topology for an open-end winding induction-motor drive using two-level inverters in series with a capacitor-fed H-bridge cell', *IEEE Trans. Ind. Electron.*, 2010, 57, (11), pp. 3707-3714
- 5 Wiechmann, E., Aqueveque, P., Burgos, R., Rodriguez, J.: 'On the efficiency of voltage source and current source inverters for high-power drives', *IEEE Trans. Ind. Electron.*, 2008, 55, (4), pp. 1771-1782
- 6 Ajami, A., Oskuee, M.R.J., Mokhberdorran, A., van den Bossche, A.: 'Developed cascaded multilevel inverter topology to minimise the number of circuit devices and voltage stresses of switches', *IET Power Electron.*, 2014, 7, (2), pp. 459-466
- 8 Banaei, M.R., Oskuee, M.R.J., Kazemi, F.M.: 'Series H-bridge with stacked multicell inverter to quadruplicate voltage levels', *IET Power Electron.*, 2013, 6, (5), pp. 878-884
- 9 Li, R.T.H., Chung, H.S., Chan, T.K.M.: 'An active modulation technique for single-phase grid connected CSI', *IEEE Trans. Power Electron.*, 2007, 22, (4), pp. 1373-1380
- 10 Kwak, S., Toliyat, H.A.: 'Multilevel converter topology using two types of current-source inverters', *IEEE Trans. Ind. Appl.*, 2006, 42, (6), pp. 1558-1564
- 11 Kadir, M.N.A., Mekhilef, S., Ping, H.W.: 'Voltage vector control of a hybrid three-stage eighteen-level inverter by vector decomposition', *IET Trans. Power Electron.*, 2010, 3, (4), pp. 601-611
- 12 Turner, R., Walton, S., Duke, R.: 'Stability and bandwidth implications of digitally controlled grid-connected parallel inverters', *IEEE Trans. Ind. Electron.*, 2010, 57, (11), pp. 3685-3694
- 13 Daher, S., Schmid, J., Antunes, F.L.M.: 'Multilevel inverter topologies for stand-alone PV systems', *IEEE Trans. Ind. Electron.*, 2008, 55, (7), pp. 2703-2712
- 14 Bai, Z.H., Zhang, Z.C.: 'Conformation of multilevel current source converter topologies using the duality principle', *IEEE Trans. Power Electron.*, 2008, 23, (5), pp. 2260-2267
- 15 McGrath, B.P., Holmes, D.G.: 'Natural current balancing of multicell current source inverter', *IEEE Trans. Power Electron.*, 2008, 23, (3), pp. 1239-1246
- 16 Grigoletto, F.B., Pinheiro, H.: 'Generalised pulse width modulation approach for DC capacitor voltage balancing in diode-clamped multilevel converters', *IET Power Electron.*, 2011, 4, (1), pp. 89-100
- 17 Suroso, Noguchi, T.: 'Common-emitter topology of multilevel current-source pulse width modulation inverter with chopper-based DC current sources', *IET Power Electron.*, 2011, 4, (7), pp. 759-766
- 18 Suroso, Noguchi, T.: 'Multilevel current waveform generation using inductor cells and H-Bridge current-source inverter', *IEEE Trans. Power Electron.*, 2012, 27, (3), pp. 1090-1098
- 19 Barbosa, P.G., Braga, H.A.C., Teixeira, E.N.: 'Boost current multilevel inverter and its application on single-phase grid-connected photovoltaic systems', *IEEE Trans. Power Electron.*, 2006, 21, (4), pp. 1116-1124
- 20 Vázquez, N., García, L.D.C., Hernández, C., et al.: 'A grid-connected multilevel current source inverter and its protection for grid-disconnection', *Int. J. Photoenergy*, 2013
- 21 Rodriguez, J., Lai, J., Peng, F.Z.: 'Multilevel inverters: a survey of topologies, controls and applications', *IEEE Trans. Ind. Electron.*, 2002, 49, (4), pp. 724-738